



FIG. 1 PRIOR ART

09 99 99 DELAY ADJUSTMENT CIRCUIT 63 FIRST-STAGE CIRCUIT FIRST-STAGE CIRCUIT CLOCK INPUT CIRCUIT 65 DINN 61 

FIG. 2 PRIOR ART









FIG. 4B






FIG. 6A




FIG. 6B